LIST ;========================================================================== ; MPASM PIC18F2539 processor include ; ; (c) Copyright 1999-2013 Microchip Technology, All rights reserved ;========================================================================== NOLIST ;========================================================================== ; This header file defines configurations, registers, and other useful ; bits of information for the PIC18F2539 microcontroller. These names ; are taken to match the data sheets as closely as possible. ; ; Note that the processor must be selected before this file is included. ; The processor may be selected the following ways: ; ; 1. Command line switch: ; C:\MPASM MYFILE.ASM /PIC18F2539 ; 2. LIST directive in the source file ; LIST P=PIC18F2539 ; 3. Processor Type entry in the MPASM full-screen interface ; 4. Setting the processor in the MPLAB Project Dialog ;========================================================================== ;========================================================================== ; ; Verify Processor ; ;========================================================================== IFNDEF __18F2539 MESSG "Processor-header file mismatch. Verify selected processor." ENDIF ;========================================================================== ; 18xxxx Family EQUates ;========================================================================== FSR0 EQU 0 FSR1 EQU 1 FSR2 EQU 2 FAST EQU 1 W EQU 0 A EQU 0 ACCESS EQU 0 BANKED EQU 1 ;========================================================================== ;========================================================================== ; 16Cxxx/17Cxxx Substitutions ;========================================================================== #define DDRA TRISA ; PIC17Cxxx SFR substitution #define DDRB TRISB ; PIC17Cxxx SFR substitution #define DDRC TRISC ; PIC17Cxxx SFR substitution #define DDRD TRISD ; PIC17Cxxx SFR substitution #define DDRE TRISE ; PIC17Cxxx SFR substitution ;========================================================================== ; ; Register Definitions ; ;========================================================================== ;----- Register Files ----------------------------------------------------- PORTA EQU H'0F80' PORTB EQU H'0F81' PORTC EQU H'0F82' LATA EQU H'0F89' LATB EQU H'0F8A' LATC EQU H'0F8B' DDRA EQU H'0F92' TRISA EQU H'0F92' DDRB EQU H'0F93' TRISB EQU H'0F93' DDRC EQU H'0F94' TRISC EQU H'0F94' PIE1 EQU H'0F9D' PIR1 EQU H'0F9E' IPR1 EQU H'0F9F' PIE2 EQU H'0FA0' PIR2 EQU H'0FA1' IPR2 EQU H'0FA2' EECON1 EQU H'0FA6' EECON2 EQU H'0FA7' EEDATA EQU H'0FA8' EEADR EQU H'0FA9' RCSTA EQU H'0FAB' TXSTA EQU H'0FAC' TXREG EQU H'0FAD' RCREG EQU H'0FAE' SPBRG EQU H'0FAF' T3CON EQU H'0FB1' TMR3 EQU H'0FB2' TMR3L EQU H'0FB2' TMR3H EQU H'0FB3' CCP2CON EQU H'0FBA' CCPR2 EQU H'0FBB' CCPR2L EQU H'0FBB' CCPR2H EQU H'0FBC' CCP1CON EQU H'0FBD' CCPR1 EQU H'0FBE' CCPR1L EQU H'0FBE' CCPR1H EQU H'0FBF' ADCON1 EQU H'0FC1' ADCON0 EQU H'0FC2' ADRES EQU H'0FC3' ADRESL EQU H'0FC3' ADRESH EQU H'0FC4' SSPCON2 EQU H'0FC5' SSPCON1 EQU H'0FC6' SSPSTAT EQU H'0FC7' SSPADD EQU H'0FC8' SSPBUF EQU H'0FC9' T2CON EQU H'0FCA' PR2 EQU H'0FCB' TMR2 EQU H'0FCC' T1CON EQU H'0FCD' TMR1 EQU H'0FCE' TMR1L EQU H'0FCE' TMR1H EQU H'0FCF' RCON EQU H'0FD0' WDTCON EQU H'0FD1' LVDCON EQU H'0FD2' OSCCON EQU H'0FD3' T0CON EQU H'0FD5' TMR0 EQU H'0FD6' TMR0L EQU H'0FD6' TMR0H EQU H'0FD7' STATUS EQU H'0FD8' FSR2L EQU H'0FD9' FSR2H EQU H'0FDA' PLUSW2 EQU H'0FDB' PREINC2 EQU H'0FDC' POSTDEC2 EQU H'0FDD' POSTINC2 EQU H'0FDE' INDF2 EQU H'0FDF' BSR EQU H'0FE0' FSR1L EQU H'0FE1' FSR1H EQU H'0FE2' PLUSW1 EQU H'0FE3' PREINC1 EQU H'0FE4' POSTDEC1 EQU H'0FE5' POSTINC1 EQU H'0FE6' INDF1 EQU H'0FE7' WREG EQU H'0FE8' FSR0L EQU H'0FE9' FSR0H EQU H'0FEA' PLUSW0 EQU H'0FEB' PREINC0 EQU H'0FEC' POSTDEC0 EQU H'0FED' POSTINC0 EQU H'0FEE' INDF0 EQU H'0FEF' INTCON3 EQU H'0FF0' INTCON2 EQU H'0FF1' INTCON EQU H'0FF2' PROD EQU H'0FF3' PRODL EQU H'0FF3' PRODH EQU H'0FF4' TABLAT EQU H'0FF5' TBLPTR EQU H'0FF6' TBLPTRL EQU H'0FF6' TBLPTRH EQU H'0FF7' TBLPTRU EQU H'0FF8' PC EQU H'0FF9' PCL EQU H'0FF9' PCLATH EQU H'0FFA' PCLATU EQU H'0FFB' STKPTR EQU H'0FFC' TOS EQU H'0FFD' TOSL EQU H'0FFD' TOSH EQU H'0FFE' TOSU EQU H'0FFF' ;----- PORTA Bits ----------------------------------------------------- RA0 EQU H'0000' RA1 EQU H'0001' RA2 EQU H'0002' RA3 EQU H'0003' RA4 EQU H'0004' RA5 EQU H'0005' RA6 EQU H'0006' AN0 EQU H'0000' AN1 EQU H'0001' AN2 EQU H'0002' AN3 EQU H'0003' AN4 EQU H'0005' OSC2 EQU H'0006' VREFM EQU H'0002' VREFP EQU H'0003' T0CKI EQU H'0004' SS EQU H'0005' CLK0 EQU H'0006' LVDIN EQU H'0005' ;----- PORTB Bits ----------------------------------------------------- RB0 EQU H'0000' RB1 EQU H'0001' RB2 EQU H'0002' RB3 EQU H'0003' RB4 EQU H'0004' RB5 EQU H'0005' RB6 EQU H'0006' RB7 EQU H'0007' INT0 EQU H'0000' INT1 EQU H'0001' INT2 EQU H'0002' INT3 EQU H'0003' ;----- PORTC Bits ----------------------------------------------------- RC0 EQU H'0000' RC3 EQU H'0003' RC4 EQU H'0004' RC5 EQU H'0005' RC6 EQU H'0006' RC7 EQU H'0007' T1OSO EQU H'0000' T1OSI EQU H'0001' SCK EQU H'0003' SDI EQU H'0004' SDO EQU H'0005' TX EQU H'0006' RX EQU H'0007' T1CKI EQU H'0000' CCP2 EQU H'0001' CCP1 EQU H'0002' SCL EQU H'0003' SDA EQU H'0004' CK EQU H'0006' ; DT is a reserved word ; DT EQU H'0007' RC1 EQU H'0001' RC2 EQU H'0002' ;----- LATA Bits ----------------------------------------------------- LATA0 EQU H'0000' LATA1 EQU H'0001' LATA2 EQU H'0002' LATA3 EQU H'0003' LATA4 EQU H'0004' LATA5 EQU H'0005' LATA6 EQU H'0006' ;----- LATB Bits ----------------------------------------------------- LATB0 EQU H'0000' LATB1 EQU H'0001' LATB2 EQU H'0002' LATB3 EQU H'0003' LATB4 EQU H'0004' LATB5 EQU H'0005' LATB6 EQU H'0006' LATB7 EQU H'0007' ;----- LATC Bits ----------------------------------------------------- LATC0 EQU H'0000' LATC3 EQU H'0003' LATC4 EQU H'0004' LATC5 EQU H'0005' LATC6 EQU H'0006' LATC7 EQU H'0007' LATC1 EQU H'0001' LATC2 EQU H'0002' ;----- DDRA Bits ----------------------------------------------------- TRISA0 EQU H'0000' TRISA1 EQU H'0001' TRISA2 EQU H'0002' TRISA3 EQU H'0003' TRISA4 EQU H'0004' TRISA5 EQU H'0005' TRISA6 EQU H'0006' RA0 EQU H'0000' RA1 EQU H'0001' RA2 EQU H'0002' RA3 EQU H'0003' RA4 EQU H'0004' RA5 EQU H'0005' RA6 EQU H'0006' RA7 EQU H'0007' ;----- TRISA Bits ----------------------------------------------------- TRISA0 EQU H'0000' TRISA1 EQU H'0001' TRISA2 EQU H'0002' TRISA3 EQU H'0003' TRISA4 EQU H'0004' TRISA5 EQU H'0005' TRISA6 EQU H'0006' RA0 EQU H'0000' RA1 EQU H'0001' RA2 EQU H'0002' RA3 EQU H'0003' RA4 EQU H'0004' RA5 EQU H'0005' RA6 EQU H'0006' RA7 EQU H'0007' ;----- DDRB Bits ----------------------------------------------------- TRISB0 EQU H'0000' TRISB1 EQU H'0001' TRISB2 EQU H'0002' TRISB3 EQU H'0003' TRISB4 EQU H'0004' TRISB5 EQU H'0005' TRISB6 EQU H'0006' TRISB7 EQU H'0007' RB0 EQU H'0000' RB1 EQU H'0001' RB2 EQU H'0002' RB3 EQU H'0003' RB4 EQU H'0004' RB5 EQU H'0005' RB6 EQU H'0006' RB7 EQU H'0007' ;----- TRISB Bits ----------------------------------------------------- TRISB0 EQU H'0000' TRISB1 EQU H'0001' TRISB2 EQU H'0002' TRISB3 EQU H'0003' TRISB4 EQU H'0004' TRISB5 EQU H'0005' TRISB6 EQU H'0006' TRISB7 EQU H'0007' RB0 EQU H'0000' RB1 EQU H'0001' RB2 EQU H'0002' RB3 EQU H'0003' RB4 EQU H'0004' RB5 EQU H'0005' RB6 EQU H'0006' RB7 EQU H'0007' ;----- DDRC Bits ----------------------------------------------------- TRISC0 EQU H'0000' TRISC3 EQU H'0003' TRISC4 EQU H'0004' TRISC5 EQU H'0005' TRISC6 EQU H'0006' TRISC7 EQU H'0007' RC0 EQU H'0000' RC1 EQU H'0001' RC2 EQU H'0002' RC3 EQU H'0003' RC4 EQU H'0004' RC5 EQU H'0005' RC6 EQU H'0006' RC7 EQU H'0007' ;----- TRISC Bits ----------------------------------------------------- TRISC0 EQU H'0000' TRISC3 EQU H'0003' TRISC4 EQU H'0004' TRISC5 EQU H'0005' TRISC6 EQU H'0006' TRISC7 EQU H'0007' RC0 EQU H'0000' RC1 EQU H'0001' RC2 EQU H'0002' RC3 EQU H'0003' RC4 EQU H'0004' RC5 EQU H'0005' RC6 EQU H'0006' RC7 EQU H'0007' ;----- PIE1 Bits ----------------------------------------------------- TMR1IE EQU H'0000' TMR2IE EQU H'0001' SSPIE EQU H'0003' TXIE EQU H'0004' RCIE EQU H'0005' ADIE EQU H'0006' CCP1IE EQU H'0002' PSPIE EQU H'0007' ;----- PIR1 Bits ----------------------------------------------------- TMR1IF EQU H'0000' TMR2IF EQU H'0001' SSPIF EQU H'0003' TXIF EQU H'0004' RCIF EQU H'0005' ADIF EQU H'0006' CCP1IF EQU H'0002' PSPIF EQU H'0007' ;----- IPR1 Bits ----------------------------------------------------- TMR1IP EQU H'0000' TMR2IP EQU H'0001' SSPIP EQU H'0003' TXIP EQU H'0004' RCIP EQU H'0005' ADIP EQU H'0006' CCP1IP EQU H'0002' PSPIP EQU H'0007' ;----- PIE2 Bits ----------------------------------------------------- TMR3IE EQU H'0001' LVDIE EQU H'0002' BCLIE EQU H'0003' EEIE EQU H'0004' CCP2IE EQU H'0000' ;----- PIR2 Bits ----------------------------------------------------- TMR3IF EQU H'0001' LVDIF EQU H'0002' BCLIF EQU H'0003' EEIF EQU H'0004' CCP2IF EQU H'0000' ;----- IPR2 Bits ----------------------------------------------------- TMR3IP EQU H'0001' LVDIP EQU H'0002' BCLIP EQU H'0003' EEIP EQU H'0004' CCP2IP EQU H'0000' ;----- EECON1 Bits ----------------------------------------------------- RD EQU H'0000' WR EQU H'0001' WREN EQU H'0002' WRERR EQU H'0003' FREE EQU H'0004' CFGS EQU H'0006' EEPGD EQU H'0007' ;----- RCSTA Bits ----------------------------------------------------- RX9D EQU H'0000' OERR EQU H'0001' FERR EQU H'0002' ADDEN EQU H'0003' CREN EQU H'0004' SREN EQU H'0005' RX9 EQU H'0006' SPEN EQU H'0007' ;----- TXSTA Bits ----------------------------------------------------- TX9D EQU H'0000' TRMT EQU H'0001' BRGH EQU H'0002' SYNC EQU H'0004' TXEN EQU H'0005' TX9 EQU H'0006' CSRC EQU H'0007' ;----- T3CON Bits ----------------------------------------------------- TMR3ON EQU H'0000' TMR3CS EQU H'0001' NOT_T3SYNC EQU H'0002' RD16 EQU H'0007' T3SYNC EQU H'0002' T3CKPS0 EQU H'0004' T3CKPS1 EQU H'0005' T3CCP2 EQU H'0006' T3CCP1 EQU H'0003' ;----- CCP2CON Bits ----------------------------------------------------- CCP2M0 EQU H'0000' CCP2M1 EQU H'0001' CCP2M2 EQU H'0002' CCP2M3 EQU H'0003' CCP2Y EQU H'0004' CCP2X EQU H'0005' DC2B0 EQU H'0004' DC2B1 EQU H'0005' DCCPX EQU H'0005' ;----- CCP1CON Bits ----------------------------------------------------- CCP1M0 EQU H'0000' CCP1M1 EQU H'0001' CCP1M2 EQU H'0002' CCP1M3 EQU H'0003' CCP1Y EQU H'0004' CCP1X EQU H'0005' DC1B0 EQU H'0004' DC1B1 EQU H'0005' ;----- ADCON1 Bits ----------------------------------------------------- ADCS2 EQU H'0006' ADFM EQU H'0007' PCFG0 EQU H'0000' PCFG1 EQU H'0001' PCFG2 EQU H'0002' PCFG3 EQU H'0003' ;----- ADCON0 Bits ----------------------------------------------------- ADON EQU H'0000' GO_NOT_DONE EQU H'0002' GO EQU H'0002' CHS0 EQU H'0003' CHS1 EQU H'0004' CHS2 EQU H'0005' ADCS0 EQU H'0006' ADCS1 EQU H'0007' NOT_DONE EQU H'0002' DONE EQU H'0002' GO_DONE EQU H'0002' ;----- SSPCON2 Bits ----------------------------------------------------- SEN EQU H'0000' RSEN EQU H'0001' PEN EQU H'0002' RCEN EQU H'0003' ACKEN EQU H'0004' ACKDT EQU H'0005' ACKSTAT EQU H'0006' GCEN EQU H'0007' ;----- SSPCON1 Bits ----------------------------------------------------- CKP EQU H'0004' SSPEN EQU H'0005' SSPOV EQU H'0006' WCOL EQU H'0007' SSPM0 EQU H'0000' SSPM1 EQU H'0001' SSPM2 EQU H'0002' SSPM3 EQU H'0003' ;----- SSPSTAT Bits ----------------------------------------------------- BF EQU H'0000' UA EQU H'0001' R_NOT_W EQU H'0002' S EQU H'0003' P EQU H'0004' D_NOT_A EQU H'0005' CKE EQU H'0006' SMP EQU H'0007' R_W EQU H'0002' D_A EQU H'0005' ;----- T2CON Bits ----------------------------------------------------- T2CKPS0 EQU H'0000' T2CKPS1 EQU H'0001' TMR2ON EQU H'0002' TOUTPS0 EQU H'0003' TOUTPS1 EQU H'0004' TOUTPS2 EQU H'0005' TOUTPS3 EQU H'0006' ;----- T1CON Bits ----------------------------------------------------- TMR1ON EQU H'0000' TMR1CS EQU H'0001' NOT_T1SYNC EQU H'0002' RD16 EQU H'0007' T1SYNC EQU H'0002' T1CKPS0 EQU H'0004' T1CKPS1 EQU H'0005' T1RD16 EQU H'0007' T1OSCEN EQU H'0003' ;----- RCON Bits ----------------------------------------------------- NOT_BOR EQU H'0000' NOT_POR EQU H'0001' NOT_PD EQU H'0002' NOT_TO EQU H'0003' NOT_RI EQU H'0004' IPEN EQU H'0007' BOR EQU H'0000' POR EQU H'0001' PD EQU H'0002' TO EQU H'0003' RI EQU H'0004' NOT_IPEN EQU H'0007' ;----- WDTCON Bits ----------------------------------------------------- SWDTEN EQU H'0000' SWDTE EQU H'0000' ;----- LVDCON Bits ----------------------------------------------------- LVDEN EQU H'0004' IRVST EQU H'0005' LVDL0 EQU H'0000' LVDL1 EQU H'0001' LVDL2 EQU H'0002' LVDL3 EQU H'0003' ;----- OSCCON Bits ----------------------------------------------------- RESERVED EQU H'0000' SCS EQU H'0000' ;----- T0CON Bits ----------------------------------------------------- PSA EQU H'0003' T0SE EQU H'0004' T0CS EQU H'0005' T08BIT EQU H'0006' TMR0ON EQU H'0007' T0PS0 EQU H'0000' T0PS1 EQU H'0001' T0PS2 EQU H'0002' ;----- STATUS Bits ----------------------------------------------------- C EQU H'0000' DC EQU H'0001' Z EQU H'0002' OV EQU H'0003' N EQU H'0004' ;----- INTCON3 Bits ----------------------------------------------------- INT1IF EQU H'0000' INT2IF EQU H'0001' INT1IE EQU H'0003' INT2IE EQU H'0004' INT1IP EQU H'0006' INT2IP EQU H'0007' INT1F EQU H'0000' INT2F EQU H'0001' INT1E EQU H'0003' INT2E EQU H'0004' INT1P EQU H'0006' INT2P EQU H'0007' ;----- INTCON2 Bits ----------------------------------------------------- RBIP EQU H'0000' TMR0IP EQU H'0002' INTEDG2 EQU H'0004' INTEDG1 EQU H'0005' INTEDG0 EQU H'0006' NOT_RBPU EQU H'0007' INT3P EQU H'0001' T0IP EQU H'0002' INTEDG3 EQU H'0003' RBPU EQU H'0007' ;----- INTCON Bits ----------------------------------------------------- RBIF EQU H'0000' INT0IF EQU H'0001' TMR0IF EQU H'0002' RBIE EQU H'0003' INT0IE EQU H'0004' TMR0IE EQU H'0005' PEIE_GIEL EQU H'0006' GIE_GIEH EQU H'0007' INT0F EQU H'0001' T0IF EQU H'0002' INT0E EQU H'0004' T0IE EQU H'0005' PEIE EQU H'0006' GIE EQU H'0007' GIEL EQU H'0006' GIEH EQU H'0007' ;----- STKPTR Bits ----------------------------------------------------- STKUNF EQU H'0006' STKFUL EQU H'0007' STKPTR0 EQU H'0000' STKPTR1 EQU H'0001' STKPTR2 EQU H'0002' STKPTR3 EQU H'0003' STKPTR4 EQU H'0004' ;========================================================================== ; ; RAM Definitions ; ;========================================================================== __MAXRAM H'0FFF' __BADRAM H'0580'-H'0F7F' __BADRAM H'0F83'-H'0F88' __BADRAM H'0F8C'-H'0F91' __BADRAM H'0F95'-H'0F9C' __BADRAM H'0FA3'-H'0FA5' __BADRAM H'0FAA' __BADRAM H'0FB0' __BADRAM H'0FB4'-H'0FB9' __BADRAM H'0FC0' __BADRAM H'0FD4' ;========================================================================== ; ; IMPORTANT: For the PIC18 devices, the __CONFIG directive has been ; superseded by the CONFIG directive. The following settings ; are available for this device. ; ; Oscillator: ; OSC = HS HS oscillator ; OSC = EC EC oscillator w/ OSC2 configured as divide-by-4 clock output ; OSC = ECIO EC oscillator w/ OSC2 configured as RA6 ; OSC = HSPLL HS oscillator with PLL enabled; clock frequency = (4 x FOSC) ; ; Power-up Timer Enable bit: ; PWRT = ON PWRT enabled ; PWRT = OFF PWRT disabled ; ; Brown-out Reset Enable bit: ; BOR = OFF Brown-out Reset disabled ; BOR = ON Brown-out Reset enabled ; ; Brown-out Reset Voltage bits: ; BORV = 45 VBOR set to 4.5V ; BORV = 42 VBOR set to 4.2V ; BORV = 27 VBOR set to 2.7V ; BORV = 25 VBOR set to 2.5V ; ; Watchdog Timer Enable bit: ; WDT = OFF WDT disabled (control is placed on the SWDTEN bit) ; WDT = ON WDT enabled ; ; Watchdog Timer Postscale Select bits: ; WDTPS = 1 1:1 ; WDTPS = 2 1:2 ; WDTPS = 4 1:4 ; WDTPS = 8 1:8 ; WDTPS = 16 1:16 ; WDTPS = 32 1:32 ; WDTPS = 64 1:64 ; WDTPS = 128 1:128 ; ; Stack Full/Underflow Reset Enable bit: ; STVR = OFF Stack Full/Underflow will not cause RESET ; STVR = ON Stack Full/Underflow will cause RESET ; ; Low Voltage ICSP Enable bit: ; LVP = OFF Low Voltage ICSP disabled ; LVP = ON Low Voltage ICSP enabled ; ; Background Debugger Enable bit: ; DEBUG = ON Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug. ; DEBUG = OFF Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins. ; ; Code Protection bit: ; CP0 = ON Block 0 (000200-001FFFh) code protected ; CP0 = OFF Block 0 (000200-001FFFh) not code protected ; ; Code Protection bit: ; CP1 = ON Block 1 (002000-003FFFh) code protected ; CP1 = OFF Block 1 (002000-003FFFh) not code protected ; ; Code Protection bit: ; CP2 = ON Block 2 (004000-005FFFh) code protected ; CP2 = OFF Block 2 (004000-005FFFh) not code protected ; ; Boot Block Code Protection bit: ; CPB = ON Boot block (000000-0001FFh) code protected ; CPB = OFF Boot block (000000-0001FFh) not code protected ; ; Data EEPROM Code Protection bit: ; CPD = ON Data EEPROM code protected ; CPD = OFF Data EEPROM not code protected ; ; Write Protection bit: ; WRT0 = ON Block 0 (000200h-001FFFh) write protected ; WRT0 = OFF Block 0 (000200h-001FFFh) not write protected ; ; Write Protection bit: ; WRT1 = ON Block 1 (002000-003FFFh) write protected ; WRT1 = OFF Block 1 (002000-003FFFh) not write protected ; ; Write Protection bit: ; WRT2 = ON Block 2 (004000-005FFFh) write protected ; WRT2 = OFF Block 2 (004000-005FFFh) not write protected ; ; Configuration Register Write Protection bit: ; WRTC = ON Configuration registers (300000-3000FFh) write protected ; WRTC = OFF Configuration registers (300000-3000FFh) not write protected ; ; Boot Block Write Protection bit: ; WRTB = ON Boot block (000000-0001FFh) write protected ; WRTB = OFF Boot block (000000-0001FFh) not write protected ; ; Data EEPROM Write Protection bit: ; WRTD = ON Data EEPROM write protected ; WRTD = OFF Data EEPROM not write protected ; ; Table Read Protection bit: ; EBTR0 = ON Block 0 (000200h-001FFFh) protected from Table Reads executed in other blocks ; EBTR0 = OFF Block 0 (000200h-001FFFh) not protected from Table Reads executed in other blocks ; ; Table Read Protection bit: ; EBTR1 = ON Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks ; EBTR1 = OFF Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks ; ; Table Read Protection bit: ; EBTR2 = ON Block 2 (004000-005FFFh) protected from Table Reads executed in other blocks ; EBTR2 = OFF Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks ; ; Boot Block Table Read Protection bit: ; EBTRB = ON Boot block (000000-0001FFh) protected from Table Reads executed in other blocks ; EBTRB = OFF Boot block (000000-0001FFh) not protected from Table Reads executed in other blocks ; ;========================================================================== ;========================================================================== ; ; Configuration Bits ; ; NAME Address ; CONFIG1H 300001h ; CONFIG2L 300002h ; CONFIG2H 300003h ; CONFIG4L 300006h ; CONFIG5L 300008h ; CONFIG5H 300009h ; CONFIG6L 30000Ah ; CONFIG6H 30000Bh ; CONFIG7L 30000Ch ; CONFIG7H 30000Dh ; ;========================================================================== ; The following is an assignment of address values for all of the ; configuration registers for the purpose of table reads _CONFIG1H EQU H'300001' _CONFIG2L EQU H'300002' _CONFIG2H EQU H'300003' _CONFIG4L EQU H'300006' _CONFIG5L EQU H'300008' _CONFIG5H EQU H'300009' _CONFIG6L EQU H'30000A' _CONFIG6H EQU H'30000B' _CONFIG7L EQU H'30000C' _CONFIG7H EQU H'30000D' ;----- CONFIG1H Options -------------------------------------------------- _OSC_HS_1H EQU H'FA' ; HS oscillator _OSC_EC_1H EQU H'FC' ; EC oscillator w/ OSC2 configured as divide-by-4 clock output _OSC_ECIO_1H EQU H'FD' ; EC oscillator w/ OSC2 configured as RA6 _OSC_HSPLL_1H EQU H'FE' ; HS oscillator with PLL enabled; clock frequency = (4 x FOSC) ;----- CONFIG2L Options -------------------------------------------------- _PWRT_ON_2L EQU H'FE' ; PWRT enabled _PWRT_OFF_2L EQU H'FF' ; PWRT disabled _BOR_OFF_2L EQU H'FD' ; Brown-out Reset disabled _BOR_ON_2L EQU H'FF' ; Brown-out Reset enabled _BORV_45_2L EQU H'F3' ; VBOR set to 4.5V _BORV_42_2L EQU H'F7' ; VBOR set to 4.2V _BORV_27_2L EQU H'FB' ; VBOR set to 2.7V _BORV_25_2L EQU H'FF' ; VBOR set to 2.5V ;----- CONFIG2H Options -------------------------------------------------- _WDT_OFF_2H EQU H'FE' ; WDT disabled (control is placed on the SWDTEN bit) _WDT_ON_2H EQU H'FF' ; WDT enabled _WDTPS_1_2H EQU H'F1' ; 1:1 _WDTPS_2_2H EQU H'F3' ; 1:2 _WDTPS_4_2H EQU H'F5' ; 1:4 _WDTPS_8_2H EQU H'F7' ; 1:8 _WDTPS_16_2H EQU H'F9' ; 1:16 _WDTPS_32_2H EQU H'FB' ; 1:32 _WDTPS_64_2H EQU H'FD' ; 1:64 _WDTPS_128_2H EQU H'FF' ; 1:128 ;----- CONFIG4L Options -------------------------------------------------- _STVR_OFF_4L EQU H'FE' ; Stack Full/Underflow will not cause RESET _STVR_ON_4L EQU H'FF' ; Stack Full/Underflow will cause RESET _LVP_OFF_4L EQU H'FB' ; Low Voltage ICSP disabled _LVP_ON_4L EQU H'FF' ; Low Voltage ICSP enabled _DEBUG_ON_4L EQU H'7F' ; Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug. _DEBUG_OFF_4L EQU H'FF' ; Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins. ;----- CONFIG5L Options -------------------------------------------------- _CP0_ON_5L EQU H'FE' ; Block 0 (000200-001FFFh) code protected _CP0_OFF_5L EQU H'FF' ; Block 0 (000200-001FFFh) not code protected _CP1_ON_5L EQU H'FD' ; Block 1 (002000-003FFFh) code protected _CP1_OFF_5L EQU H'FF' ; Block 1 (002000-003FFFh) not code protected _CP2_ON_5L EQU H'FB' ; Block 2 (004000-005FFFh) code protected _CP2_OFF_5L EQU H'FF' ; Block 2 (004000-005FFFh) not code protected ;----- CONFIG5H Options -------------------------------------------------- _CPB_ON_5H EQU H'BF' ; Boot block (000000-0001FFh) code protected _CPB_OFF_5H EQU H'FF' ; Boot block (000000-0001FFh) not code protected _CPD_ON_5H EQU H'7F' ; Data EEPROM code protected _CPD_OFF_5H EQU H'FF' ; Data EEPROM not code protected ;----- CONFIG6L Options -------------------------------------------------- _WRT0_ON_6L EQU H'FE' ; Block 0 (000200h-001FFFh) write protected _WRT0_OFF_6L EQU H'FF' ; Block 0 (000200h-001FFFh) not write protected _WRT1_ON_6L EQU H'FD' ; Block 1 (002000-003FFFh) write protected _WRT1_OFF_6L EQU H'FF' ; Block 1 (002000-003FFFh) not write protected _WRT2_ON_6L EQU H'FB' ; Block 2 (004000-005FFFh) write protected _WRT2_OFF_6L EQU H'FF' ; Block 2 (004000-005FFFh) not write protected ;----- CONFIG6H Options -------------------------------------------------- _WRTC_ON_6H EQU H'DF' ; Configuration registers (300000-3000FFh) write protected _WRTC_OFF_6H EQU H'FF' ; Configuration registers (300000-3000FFh) not write protected _WRTB_ON_6H EQU H'BF' ; Boot block (000000-0001FFh) write protected _WRTB_OFF_6H EQU H'FF' ; Boot block (000000-0001FFh) not write protected _WRTD_ON_6H EQU H'7F' ; Data EEPROM write protected _WRTD_OFF_6H EQU H'FF' ; Data EEPROM not write protected ;----- CONFIG7L Options -------------------------------------------------- _EBTR0_ON_7L EQU H'FE' ; Block 0 (000200h-001FFFh) protected from Table Reads executed in other blocks _EBTR0_OFF_7L EQU H'FF' ; Block 0 (000200h-001FFFh) not protected from Table Reads executed in other blocks _EBTR1_ON_7L EQU H'FD' ; Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks _EBTR1_OFF_7L EQU H'FF' ; Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks _EBTR2_ON_7L EQU H'FB' ; Block 2 (004000-005FFFh) protected from Table Reads executed in other blocks _EBTR2_OFF_7L EQU H'FF' ; Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks ;----- CONFIG7H Options -------------------------------------------------- _EBTRB_ON_7H EQU H'BF' ; Boot block (000000-0001FFh) protected from Table Reads executed in other blocks _EBTRB_OFF_7H EQU H'FF' ; Boot block (000000-0001FFh) not protected from Table Reads executed in other blocks ;----- DEVID Equates -------------------------------------------------- _DEVID1 EQU H'3FFFFE' _DEVID2 EQU H'3FFFFF' ;----- IDLOC Equates -------------------------------------------------- _IDLOC0 EQU H'200000' _IDLOC1 EQU H'200001' _IDLOC2 EQU H'200002' _IDLOC3 EQU H'200003' _IDLOC4 EQU H'200004' _IDLOC5 EQU H'200005' _IDLOC6 EQU H'200006' _IDLOC7 EQU H'200007' LIST